Ethernet 16G Multi-protocol PHY
Cadence speeds billion gate SoC verification
High-Bandwidth Memory (HBM) - Semiconductor Engineering
HBM Takes On A Much Bigger Role
SK hynix DRAM Product Planning Spearheads the Memory Evolution in the Post-HBM3 Era - EE Times
HBI, a New Standard to Connect Your Chiplets - Breakfast Bytes - Cadence Blogs - Cadence Community
DDR IP, Interface IP
The Hunt For A Low-Power PHY
Denali Memory Interface and Storage IP
Cadence's DDR Portfolioand LPDDR5X-8533
Design Considerations for High Bandwidth Memory Controller
HBM Controller IP - Rambus